



IT Systems Engineering | Universität Potsdam

Hardware Acceleration on IBM Power First Steps with CAPI SNAP

Balthasar Martin, Robert Schmid, Lukas Wenzel Heterogeneous Computing Master Project

27 September, 2017

As general purpose computing power stagnates, FPGA acceleration can speed up big data tasks

- Big data operations bring general purpose computers to their limits
 - Handling data streams is often parallelizable and could be pipelined
 - Simulating hardware structures (e.g. for machine learning) is inefficient
- Would benefit from specialized hardware
- Custom chip manufacturing needs high numbers to be profitable
- Field Programmable Gate Array: programmable hardware circuit
- Outsource computation-intense operations to a FPGA



Hasso



IBM CAPI is a accelerator interface for the communication between host and FPGA

Acccelerator can coherenctly access host memory

No redudant copies or memory access overhead



Accelerated Function Units (AFUs) are outsourced functionalities

Communication to FPGA via libcxl and shared memory





Creating hardware specifications in Verilog or VHDL is quite different from imperative programming

- VHDL and Verilog languages
- Development workflow: Make design changes, synthesize, simulate, generate bitstream, test on device
- Blocks as units of functional composition
- Detailed knowledge of the underlying hardware architecture is required
 - Communication has to be controlled manually
 - Timing constraints
 - Manage asynchronous command execution
- Each application needs to establish a communication protocol between host and AFU

Hasso

Having to write hardware code is a barrier for software engineers

Implementing a simple Adder-AFU for CAPI with SystemVerilog

- We built on the example presented in Kenneth Wilke's Blog (<u>http://suchprogramming.com</u>)
- Steps
 - 1. Define job structure for AFU in consumer code
 - 2. Initialize project with a root module (top.v) and CAPI interface declarations (capi.sv, afu.sv)
 - 3. Implement modules to encapsulate MMIO communication and Job lifecycle
 - 4. Implement work element as a state machine (Idle, Read, Sum, Write, WriteWait, IdleWait)
 - 5. Implement AFU consumer using libcxl

	5	typedef struct
	6	{``
1	7	uint32_t a;
	8	uint32_t b;
	9	uint32_t sum;
	10	<pre>uint32_t done;</pre>
	11	<pre>} sum_request;</pre>
	12	
	13	<pre>sum_request *create_sum_req</pre>
	14	{
	15	<pre>sum_request *new = alig</pre>
	16	
	17	new->done = 0;
	18	new->a = 2;
	19	new->b = 3;
	20	
	21	return new;
	22	}



Implementing a simple Adder-AFU for CAPI with SystemVerilog



Hasso

Plattner

Institut

HPI

balthasar2@plauth-ws:~/repos/afu-hello-world/afu\$ make
rm -rf xsim.dir .Xil
rm -f *.jou *.log *.pb libdpi.so
ln -s /home/balthasar2/repos/pslse//afu_driver/src/libdpi.so .
/opt/Xilinx/Vivado/2016.4/bin/xvlog -sourcelibdir . -sourcelibext .v -sourcelibext .
sv -sv top.v
INF0: [VRFC 10-2263] Analyzing SystemVerilog file "/home/balthasar2/repos/afu-helloworld/afu/top.v" into library work
INF0: [VRFC 10-311] analyzing module top





Demo

CAPI SNAP provides a simple API and a unified build process with support for High Level Synthesis



- Vivado Suite is GUI focused, automating it requires some learning
- A lot of different components are needed for creating or simulating a CAPI FPGA image
- CAPI Developers need to think of job and memory management
- SNAP for easy building and higher level development
- Provides different ready-to-go examples
 - Breadth-first search, hashjoin, memcopy, ...
- Simulation based on CAPI



CAPI SNAP provides a simple API and a unified build process with support for High Level Synthesis



HPI

Hasso Plattner

Institut

We implemented the symmetric block cipher Blowfish in hardware

- Blowfish: symmetric block cipher with 64 bit blocks and 32 to 448 bit keys
- Free, easy to implement, relatively fast

Blowfish-AFU

- SET_KEY: use byte_count bytes from input buffer to initialize the key for subsequent en-/decrypt operations
- ENCRYPT: encrypt byte count plaintext bytes in input buffer and store the result in output buffer
- DECRYPT: decrypt byte count ciphertext bytes in input buffer and store the result in output buffer

15	#define MODE SET KEY 0
16	#define MODE_ENCRYPT 1
17	#define MODE DECRYPT 2
18	—
19	#ifndef CACHELINE BYTES
20	#define CACHELINE_BYTES 128
21	#endif
22	
23	<pre>// Blowfish Configuration PATTERN.</pre>
24	<pre>// This must match with DATA struc</pre>
25	// Job description should start wi
26	<pre>typedef struct blowfish_job {</pre>
27	<pre>struct snap_addr input_data;</pre>
28	<pre>struct snap_addr output_data;</pre>
29	uint32_t mode;
30	<pre>uint32_t data_length;</pre>
1	1 bloufich ich to



balthasar2@plauth-ws	s:~/repos/snap/hardware\$./snap_settings	HPI Hasso Plattner Institut
======================================		
=====Checking Xilin> Path to vivado Vivado version	<pre>k Vivado:====================================</pre>	
=====CARD variables: Setting FPGACARD	to: "FGT"	



static bf_P_t g_P; static bf_S_t g_S; static snapu32_t process_action(snap_membus_t * din_gmem, snap_membus_t * dout_gmem, action_reg * action_reg) { snapu64_t inAddr, outAddr; snapu32_t byteCount, mode, retc; // initialize arguments from action_reg ... switch (mode) { case MODE_SET_KEY: retc = action_setkey(din_gmem, inAddr, byteCount); break; case MODE_ENCRYPT: retc = action_endecrypt(din_gmem, inAddr, dout_gmem, outAddr, byteCount, 0); break; case MODE_DECRYPT: retc = action_endecrypt(din_gmem, inAddr, dout_gmem, outAddr, byteCount, 1); } return retc;

We implemented the symmetric block cipher Blowfish

in hardware









Performance optimization depends on a detailed analysis of different aspects of the AFU design

- Relevant parts of the AFU design must be analyzed to locate bottlenecks
- Blowfish-AFU: Throughput oriented scenario, compare memory and encryption bandwidth
- Memory interface suports up to 16 times the encrypt throughput
- Multiple instances of encrypt hardware can acheive overall speedup



Performance optimization requires a deeper understanding of the underlying hardware

- To support multiple parallel encrypt, resource conflicts must be eliminated
- Block encrypt uses the bf_f() function: four sequential argument dependent read operations
- Multiple instances of bf_f() require independent read ports to the S-Array; implementation provides Dual-Port-RAM
- Solution: More Read-Only Ports can be acheived by providing multiple Copies of the S-Array

<pre>tatic bf_halfBlock_t bf_f(bf_halfBlock_t h)</pre>
bf_SiE_t a = (bf_SiE_t)(h >> 24),
b = (bf_SiE_t)(h >> 16),
c = (bf_SiE_t)(h >> 8),
d = (bf_SiE_t) h;
<pre>return ((g_S[0][a] + g_S[1][b]) ^ g_S[2][c]) + g_S[3][d];</pre>



Performance optimization requires a deeper understanding of the underlying hardware



15

🗄 Module Hierarchy 🕀 🗖 🗖							
	BRAM	DSP	FF	LUT	Latency	Interval	Pipeline type
v ● hls_action	78	0	20868	47824		undef	none
▼ • process_action	48	0	16887	41814		undef	none
	30	0	12281	17069	1~2251	1 ~ 22	none
▼ • bf_encryptLine	0	0	3993	7071	129	129	none
● bf_fLine	0	0	1318	1841	5		none
• bf_decryptLine	0	0	3992	7074	121	121	none
 bf_splitLine 	0	0	0	0	0	0	none
 bf_joinLine 	0	0	0	0	0	0	none
◊ • action_setkey	2	0	4008	24399		undef	none

🖃 Resource(blowfish) 🛛

- -

Current Module : <u>hls_action</u> > <u>process_action</u> > <u>action_endecrypt</u> >

	Resource\Control Step	C0	C1	C2	C3	C4	C5
1-49 ± I/0 Ports							
50	⊡Memory Ports						
51	g_S_V_6(p0)	read	read	read	re	ad	
52	g_S_∨_4(p1)	read	read	read	re	ad	
53	g_S_V_1(p0)	read	read	read	re	ad	
54	g_S_V_3(p0)	read	read	read	re	ad	
55	g_S_V_2(p1)	read	read	read	re	ad	
56	g_S_V_3(p1)	read	read	read	re	ad	
57	g_S_V_7(p1)	read	read	read	re	ad	
58	g_S_∨_1(p1)	read	read	read	re	ad	
59	g_S_V_5(p1)	read	read	read	re	ad	
60	g_S_V_2(p0)	read	read	read	re	ad	
61	g_S_V_4(p0)	read	read	read	re	ad	
62	g_S_V_6(p1)	read	read	read	re	ad	
63	g_S_V_7(p0)	read	read	read	re	ad	
64	g_S_V_5(p0)	read	read	read	re	ad	
65	g_S_V_0(p1)	read	read	read	re	ad	
66	g_S_V_0(p0)	read	read	read	re	ad	
67 ±Expressions							
Perfo	rmance Resource						

#pragma HLS ARRAY_PARTITION variable=g_S complete dim=1

```
static void bf_fLine(bf_halfBlock_t res[BF_BPL], bf_halfBlock_t h[BF_BPL])
```

```
for (bf_uiBpL_t iBlock = 0; iBlock < BF_BPL; ++iBlock)</pre>
```





IT Systems Engineering | Universität Potsdam

Thank you! Questions?

Balthasar Martin, Robert Schmid, Lukas Wenzel Heterogeneous Computing Masterprojekt

27 September, 2017