

Continuous Code Re-Randomisation at Runtime for Intel SGX Enclaves

Herbsttreffen 2020 Fachgruppe Betriebssysteme

Mohammad Mahhouk, Rüdiger Kapitza, September 24, 2020

The Rise of Trusted Execution Environments

- Rapid growth of cloud computing services
- Need to protect sensitive data in untrusted environments
- Hence, hardware supported solutions:
 - Intel SGX
 - AMD SEV-VMs
- Commercial secure clouds:
 - Microsoft Azure (Intel SGX)
 - Google confidential VMs (AMD SEV)





Intel SGX in a Nutshell





Attacks on SGX

Despite SGX's strong threat model, it is prone to:

- Return-oriented programming attacks, for example:
 - Dark-ROP [Lee et al.]
 - Just-in-time code reuse [Snow et al.]
- Controlled-channel attacks, such as:
 - Noise-free deterministic side-channel attack [Xu et al.]
 - Stealthy page table-based attacks [Van Bulck et al.]
- Micro-architectural side-channel attacks:
 - Cache attacks
 - Branch shadowing attacks





Motivation & Our Goal

- Harden the security against ROP and some controlled-channel attacks
- Less enclave limitations through the novel SGXv2 instructions
- Extendable dynamic linker and hot patching framework with SGXv2 support

Continuous Code Re-Randomisation at Runtime for Intel SGX Enclaves

- Mitigating state-of-the-art ROP and controlled channel attacks
- No necessary custom compiler or hardware modification



Contents

Concepts and Designs

- Workflow
- Memory Management Mechanisms
- Shuffling Process
- Related Work
- Evaluation
 - Performance
 - Entropy
 - Micro-Benchmark
 - Macro-Benchmark



SGX Dynamic Loader Framework

- Dynamic linker and hot patching framework, sgx-dl, utilising the new instructions. It allows/has:
 - base enclave for elf files parsing
 - adding, un-loading, updating and executing of functions dynamically
 - extensible stand-alone memory management library for the EDM
 - practical performance overhead of < 1%
- Part of the STAN project SPP 2037
- First to use the novel SGXv2 features



SGX-DL Workflow











ASLR Workflow



- Random loading order
- 2 Randomised memory allocators
- **3** Periodic in-enclave shuffling process



Memory Allocation Mechanisms







Similar to the standard buddy algorithm, but ..

- randomised allocation path
- Memory reservations rounded up to the 2ⁿ



Randomised Double FirstFit

- Randomised entry point.
 - The i-th malloc has $\mathcal{O}(\mathbf{2}^i)$ possible locations
- Memory reservation is not limited to the 2ⁿ





Randomised Page-based

- EDM is chunked in uniform sized pages
- Page choice is randomised
- 3-page states: Used, unused and linked
- Bigger than page size allocations possible



Enclave Dynamic Memory (EDM)



Shuffling Approaches





Existing Defence Mechanisms

Currently only few works provide protection such attacks, for example:

- ASLR implementations for Intel SGX against ROP attacks:
 - SGX-Shield [Seo et al.]
 - SGX-Armor [Shih Dissertation]
- Using hardware features like Intel TSX in T-SGX [Shih et al.]
- Data randomisation and cryptographic obfuscation of memory like in DR.SGX [Brasser et al.]

However, these require either:

- special compilers
- hardware modifications
- or/and induce significant performance overhead



Performance Evaluation Metrics

- 1000 allocations/frees repeated 1000 times
- Fixed allocation size of 128 bytes
- Gathered the duration of each allocation
- Average of the 95th percentile
- 95th confidence-interval

Used hardware specs:

- Intel(R) Celeron(R) J4005 CPU @ 2.00GHz
- 8 GB DDR4 RAM @ 2400Mhz
- SGXv2 supported



Malloc Evaluation of All Memory Allocators





Entropy Evaluation Metrics

- 1000 allocations repeated 1000 times
- Fixed allocation size of 128 bytes
- Gathered the returned addresses in binary form
- Only relevant bits of the shuffling process, i.e. the first 21 bits of 1MB shuffled EDM



Motivation Concepts and Designs Related Work Evaluation Conclusion Performance Entropy Micro-Benchmark Macro-Benchmark

Heat Maps of the 1000th Allocation of All Memory Allocators





Evaluation Metrics for the Periodic Shuffling Approaches

- Two stress micro-benchmarks: inclusive & exclusive benchmark
 - Repeated 100 times for each shuffling approach
 - Average and 95% confidence interval

Exclusive:

- Two threads: worker & measurement
- pprox One minute execution runtime
- Enclave transition times are not included



Exclusive Benchmark Results

Approach	Ttl. Nr. of Executions	Executions	Ttl. Nr. of	Shuffles	Normalised
Name	[Million]	per ms	Shuffles	per ms	Performance
Baseline	547.48	9124.58	0	0	1×
Busenne	± 1.77	\pm 29.51	Ŭ	0	1/
Single Threaded	260	4333.29	519968.04	8.67	~0.48×
Single Theaded	\pm 1.15	\pm 19.12	\pm 2298.55	\pm 0.04	~0.48 ^
Blocking n-Threads	285.46	4757.67	369627.10	6.16	~0.53×
DIOCKING II-TITEaus	\pm 3.12	\pm 51.91	\pm 10032.67	\pm 0.17	~0.52^
Switch Before Block	374.92	6248.71	470665.58	7.84	$\approx 0.60 \times$
Switch Belore Block	± 1.15	\pm 19.20	\pm 7143.51	\pm 0.12	~0.09^



Exclusive Benchmark Results

Approach	Ttl. Nr. of Executions	Executions	Ttl. Nr. of	Shuffles	Normalised
Name	[Million]	per ms	Shuffles	per ms	Performance
Baseline	547.48	9124.58	0	0	1×
Busenne	± 1.77	\pm 29.51	Ŭ	0	1/
Single Threaded	260	4333.29	519968.04	8.67	~0.48×
Single Theaded	\pm 1.15	\pm 19.12	\pm 2298.55	\pm 0.04	~0.48 ^
Blocking n-Threads	285.46	4757.67	369627.10	6.16	~0.53×
DIOCKING II-TITEaus	\pm 3.12	\pm 51.91	\pm 10032.67	\pm 0.17	~0.52^
Switch Before Block	374.92	6248.71	470665.58	7.84	$\approx 0.60 \times$
Switch Belore Block	± 1.15	\pm 19.20	\pm 7143.51	\pm 0.12	~0.09^

SBB is the most balanced but ST is less complex and strictly random



- Repeated 5 times w & w/o periodic shuffling
- Stable results with insignificant std. dev.
- Avg. perf. overhead \approx 2.3% per test experiment







Short Summary

- Problem: Novel JIT-ROP and controlled channel attacks
- Motivation: Unsatisfying existing defensive mechanisms and approaches
- Our work: Periodic ASLR for Intel SGX enclaves
 - Randomised memory management mechanisms
 - Various runtime shuffling concepts
 - Complete execution path randomisation
- With periodic ASLR we achieved the following:
 - Better protection against ROP and controlled-channel attacks
 - No need for special compiler or hardware modification
 - Incurs practical performance overhead in real application workloads pprox 2.3%



Evaluation Metrics for the Periodic Shuffling Approaches

- Two stress micro-benchmarks: inclusive & exclusive benchmark
 - Repeated 100 times for each shuffling approach
 - Average and 95% confidence interval

Inclusive:

- Single thread for measurement & execution
- One million consecutive calls
- Enclave transition times included

Exclusive:

- Two threads: worker & measurement
- $\,\,\approx\,$ One minute execution runtime
- Enclave transition times are not included



Inclusive Benchmark

Annuagh Nama	Avg. Execution	Ttl. Nr. of	Shuffles	Normalised	
Арргоасн магне	Time per Call [ns]	Shuffles	per ms	Performance	
Baseline	14937.98 \pm 14.26	0	ο	1×	
Single Threaded	15185.18	1991.75	0.13	$\approx 0.08 \times$	
Single Theaded	\pm 18.20	\pm 4.36	\pm 0.00	\sim 0.98 \wedge	
Blocking n-Threads	18017.75	52389.69	2.91	$\sim 0.82 \times$	
DIOCKING II-TITICAUS	\pm 115.88	\pm 118.98	\pm 0.02	\sim 0.83 \wedge	
Switch Before Block	15614.59	47614.85	3.05	$\sim 0.06 \times$	
Switch Belore Block	\pm 17.40	\pm 30.83	\pm 0.00	\sim 0.90 \times	



Exclusive Benchmark

Approach	Ttl. Nr. of Executions	Executions	Ttl. Nr. of	Shuffles	Normalised
Name	[Million]	per ms	Shuffles	per ms	Performance
Baseline	547.48	9124.58	0	0	1×
Dasenne	\pm 1.77	\pm 29.51	Ŭ	0	1~
ст	260	4333.29	519968.04	8.67	$\sim 0.48 \times$
51	\pm 1.15	\pm 19.12	\pm 2298.55	\pm 0.04	~0.48 ×
Bot	285.46	4757.67	369627.10	6.16	\sim o co \times
ып	\pm 3.12	\pm 51.91	\pm 10032.67	\pm 0.17	~0.52^
CRR	374.92	6248.71	470665.58	7.84	$\approx 0.60 \times$
500	\pm 1.15	\pm 19.20	\pm 7143.51	\pm 0.12	\sim 0.09 \times



Library Name	Average (Byte)	Percentile (Byte)				
Library Name	Average (byte)	99-th	95-th	90-th	8o-th	
STANlite	360	4140	1266	671	368	
TaLoS	180	2122	779	440	212	
LibSEAL	180	2079	779	443	215	



Backup-slides Micro-Benchmark

Shuffling Approaches





Shuffling Approaches

Single Threaded:

- Random threshold
- Full blocking
- No perf. & prot. balancing
- Less complexity & attack surface

Blocking n-Threads:

- Adaptive threshold
- Full blocking
- Good perf. & prot.
 balancing
- More complex & attack surface

Switch After Block:

- Adaptive config vars
- Semi blocking
- Better Perf. & prot.
 balancing
- High complexity & same attack surface

Switch Before Block:

- Adaptive config vars
- Semi blocking
- Best Perf. & prot.
 balancing
- High complexity & same attack surface



Shuffling Approaches

Approach Name	Configuration	Process	Perf. & Prot.	Complexity &
	Vars.	Blocking	Balancing	Attack Surface
Single Threaded	±			++
Blocking n-Threads	++	_	_	±
Switch After Block	++	+	++	
Switch Before Block	++	++	++	



Inclusive Benchmark

Anna an Nama	Avg. Execution	Ttl. Nr. of	Shuffles	Normalised
Арргоасн мате	Time per Call [ns]	Shuffles	per ms	Performance
Baseline	14937.98 \pm 14.26	ο	ο	1×
Single Threaded	15185.18 \pm 18.20	1991.75 \pm 4.36	0.13	pprox 0.98 $ imes$
Blocking n-Threads	18017.75	52389.69	2.91	$\sim 0.82 \times$
DIOCKING II-TITEaus	\pm 115.88	\pm 118.98	\pm 0.02	\sim 0.83 $ imes$
Switch After Block	16125.96	48353.20	3.01	\sim 0.03 \times
Switch Alter Block	\pm 386.94	\pm 722.92	\pm 0.03	\sim 0.93 \wedge
Switch Before Block	15614.59	47614.85	3.05	$\approx 0.06 \times$
Switch Belote Block	\pm 17.40	\pm 30.83	\pm 0.002	\sim 0.90 \wedge



Exclusive Benchmark

Approach	Ttl. Nr. of Executions	Executions	Ttl. Nr. of	Shuffles	Normalised
Name	[Million]	per ms	Shuffles	per ms	Performance
Baseline	547.48	9124.58	0	0	ı×
Dasenne	\pm 1.77	\pm 29.51	0	0	
ст	260	4333.29	519968.04	8.67	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
51	\pm 1.15	\pm 19.12	\pm 2298.55	\pm 0.04	~0.48 ^
BpT	285.46	4757.67	369627.10	6.16	\sim o co \times
ып	\pm 3.12	\pm 51.91	\pm 10032.67	\pm 0.17	~0.52 ^
SAR	375.40	6256.67	427891.64	7.13	$\sim 2.62 \times$
SAD	\pm 2.27	\pm 37.90	\pm 11711.87	\pm 0.20	~0.09 ^
SBB	374.92	6248.71	470665.58	7.84	$\approx 0.60 \times$
300	\pm 1.15	\pm 19.20	\pm 7143.51	\pm 0.12	~0.09 ^



Possible Improvements and Optimisations

- Pre-constructed memory control structures at initialisation time
 - Trade-off space usage \iff runtime overhead
- Alternative fragmentation handling
- Lock contention \Longrightarrow deadlock at a random point



Backup-slides Micro-Benchmark

Malloc Evaluation of Randomised Paging Algorithm





Malloc Evaluation of First Fit & Randomised Double First Fit Algorithm

Backup-slides Micro-Benchmark





Malloc Evaluation of Randomised Buddy Algorithm





Malloc Evaluation of all Mechanisms





Free Evaluation of all Mechanisms





Malloc Evaluation of all Mechanisms using TC-Malloc

Plot of the malloc benchmark of all randomised and baseline techniques





Backup-slides Micro-Benchmark

Shuffling Threshold Benchmark





FirstFit (Baseline) Malloc & Free





Randomised Buddy Malloc & Free





Randomised Double FirstFit Malloc & Free





Randomised Paging with FirstFit Malloc & Free





Randomised Paging with Buddy Malloc & Free





Randomised Paging with Double FirstFit Malloc & Free





Heat Maps of the 1st Allocation of All Memory Allocators





FirstFit (Baseline)





Randomised Double FirstFit





Randomised Buddy





Paging With Double FirstFit





Backup-slides Micro-Benchmark

Paging With Double FirstFit (Randomised Allocation Sizes)





Paging With FirstFit





Paging With Buddy





Paging Memory Distribution Mechanisms





Buddy Fragmentation Problem





Backup-slides Micro-Benchmark

Randomised Buddy in Action



