Emerging Memory Technology on CXL™

WSOS 2023

Andy Rudoff, Intel Labs



Emerging Memory Technology on CXL[™]

WSOS 2023

Andy Rudoff, Intel Labs, CXL Consortium Member



Other Than Media Emerging Memory Technology on CXL[™]

WSOS 2023

Andy Rudoff, Intel Labs, CXL Consortium Member, Product-Oriented Software Architect



Compute Express Link (CXL)

CXL Overview

Compute E×press Link...


- · New breakthrough high-speed fabric
 - Enables a high-speed, efficient interconnect between CPU, memory and accelerators
 - Builds upon PCI Express[®] (PCIe[®]) infrastructure, leveraging the PCIe[®] physical and electrical interface
 - Maintains memory coherency between the CPU memory space and memory on CXL attached devices
 - Enables fine-grained resource sharing for higher performance in heterogeneous compute environments
 - Enables memory disaggregation, memory pooling and sharing, persistent memory and emerging memory media
- Delivered as an open industry standard
 - CXL 3.0 specification is fully backward compatible with CXL 2.0 and CXL 1.1
 - Future CXL Specification generations will include continuous innovation to meet industry needs and support new technologies









Caching Devices / Accelerators







5

CXL 3.0 Specification

Industry trends

- Use cases driving need for higher bandwidth include: high performance accelerators, system memory, SmartNIC and leading edge networking
- CPU efficiency is declining due to reduced memory capacity and bandwidth per core
- Efficient peer-to-peer resource sharing across multiple domains
- Memory bottlenecks due to CPU pin and thermal constraints

CXL 3.0 introduces...

- Fabric capabilities
 - Multi-headed and fabric attached devices
 - Enhance fabric management
 - Composable disaggregated infrastructure
- Improved capability for better scalability and resource utilization
 - Enhanced memory pooling
 - Multi-level switching
 - New enhanced coherency capabilities
 - Improved software capabilities
- Double the bandwidth
- Zero added latency over CXL 2.0
- Full backward compatibility with CXL 2.0, CXL 1.1, and CXL 1.0


CXL 3.0 Spec Feature Summary

Features	CXL 1.0 / 1.1	CXL 2.0	CXL 3.0
Release date	2019	2020	August 2022
Max link rate	32GTs	32GTs	64GTs
Flit 68 byte (up to 32 GTs)	\checkmark	\checkmark	\checkmark
Flit 256 byte (up to 64 GTs)			\checkmark
Type 1, Type 2 and Type 3 Devices	\checkmark	\checkmark	\checkmark
Memory Pooling w/ MLDs		\checkmark	\checkmark
Global Persistent Flush		\checkmark	\checkmark
CXL IDE		✓	\checkmark
Switching (Single-level)		\checkmark	\checkmark
Switching (Multi-level)			\checkmark
Direct memory access for peer-to-peer			\checkmark
Enhanced coherency (256 byte flit)			\checkmark
Memory sharing (256 byte flit)			\checkmark
Multiple Type 1/Type 2 devices per root port			\checkmark
Fabric capabilities (256 byte flit)			\checkmark

Not supported


Supported

RECAP: CXL 2.0 Feature Summary Switch Capability




• Supports single-level switching

• Enables memory expansion and resource allocation




CXL 3.0: Device to Device Comms



CXL 3.0 enables peer-topeer communication (P2P) within a virtual hierarchy of devices

• Virtual hierarchies are associations of devices that maintains a coherency domain


RECAP: CXL 2.0 Feature Summary Memory Pooling



 Device memory can be allocated across multiple hosts.

Multi Logical Devices allow for finer grain memory allocation

CXL 3.0 Coherent Memory Sharing



Device memory can be shared by all hosts to increase data flow efficiency and improve memory utilization

Host can have a coherent copy of the shared region or portions of shared region in host cache

 CXL 3.0 defined mechanisms to enforce hardware cache coherency between copies

DCD SW Stack Compute **Express** Link _™ Orchestrator **OSV** (0)specific Host 2 Host 1 (H1) (H2) Other standards such as Other Generic CXL **Generic CXL Redfish or Proprietary** CXL Type 3 Driver Type 3 Driver Fabric Elements New Dynamic Capacity Commands FM API Type 3 Type 3 Memory Dynamic Fabric Logical Device Logical Device Capacity Manager 1 (LD1) 2 (LD2) extensions (FM) to FM API Multi-host Single Logical Device (MH-SLD)

Dynamic Capacity Device (DCD)

Defined in CXL 3.0 Specification




Get Partition Info




Get Dynamic Capacity Configuration


Get Dynamic Capacity Extent List




Example: Memory Pool




Example: Initial HDM Decoder Programming




Example: Add Memory



Example: Shared Memory



CXL 3.0: Fabrics Example



Nodes can be any combination:

- Hosts
- Type 1 Device with cache
- Type 2 Device with cache and memory
- Type 3 Device with memory

The Memory Area Network (MAN) Modeled after the Storage Area Network (SAN)


SAN

- Applications can use it like direct-connect storage
- Features added transparently:
 - Replication (i.e., RAID)
 - Management
 - Pooling/sharing between nodes
- Advanced features:
 - Processing in storage

MAN

- Applications can use it like direct-connect memory
- Features added transparently:
 - Replication
 - Management
 - Pooling/sharing between nodes
- Advanced features:
 - Processing in memory

The Memory Area Network



The Vision: Build on CXL Memory Pooling/Sharing

- Memory Appliance Features, similar to what SAN did for storage
 - Like transparent replication, higher RAS, advanced management
- Provide Memory Tiering to mitigate the latency of "far" CXL memory
 - IHVs can provide tiering features to add value to their products
- Provide the PMem programming model
 - Implementation could use <u>either</u> persistent or volatile media
- Build Compute Near Memory features into the pooled memory
 - Can share CNM logic and memory among hosts no "stranded" resources

Works, Needs Work, Really Needs Work

Works

- App transparent NUMA
 - Kernel handles this
 - Most common case

Needs Work

- Hot/Cold page telemetry
- NUMA APIs for Applications
 - Existing libraries are a good start
 - libnuma, libmemkind
 - Need easy abstraction for HMAT info

Really Needs Work

- Make existing sharing APIs work
 - Not too difficult
 - OpenMP, OpenFabrics, existing PGAS work
- APIs to better leverage CXL sharing
 - Maintaining consistency
 - PMem work can be leveraged
 - Full load/store sharing
 - Like two local threads, but across hosts
 - Need easy abstraction for allocation/coordination